AVAXIAV Low-Power, 90Msps, 6-Bit ADC

## General Description

The MAX1011 is a 6-bit analog-to-digital converter (ADC) that combines high-speed, low-power operation with a user-selectable input range, an internal reference, and a clock oscillator. The ADC converts analog signals into binary-coded digital outputs at sampling rates up to 90 Msps . The ability to directly interface with baseband signals makes the MAX1011 ideal for use in a wide range of communications and instrumentation applications.
The MAX1011's input amplifier features a true differential input, a -0.5 dB analog bandwidth of 55 MHz , and a userprogrammable input full-scale range of $125 \mathrm{mVp}-\mathrm{p}$, 250 mVp -p, or 500 mVp -p. With an AC-coupled signal, input offset is typically less than $1 / 4$ LSB. Dynamic performance is 5.85 effective number of bits (ENOB) with a 20 MHz analog input signal, or 5.7 ENOB with a 50 MHz signal.
The MAX1011 operates with +5 V analog and +3.3 V digital supplies for easy interfacing to +3.3 V -logic-compatible digital signal processors and microprocessors. It comes in a 24 -pin QSOP package.

Applications
IF Sampling Receivers
VSAT Receivers
Wide Local Area Networks (WLANs)
Instrumentation
$\qquad$ Features

- High Sampling Rate: 90Msps
- Low Power Dissipation: 215mW
- Excellent Dynamic Performance:
5.85 ENOB with 20MHz Analog Input
5.7 ENOB with 50MHz Analog Input
- $\pm 1 / 4$ LSB INL and DNL (typ)
- $\pm 1 / 4$ LSB Input Offset (typ)
- Internal Bandgap Voltage Reference
- Internal Oscillator with Overdrive Capability
- $55 \mathrm{MHz}(-0.5 \mathrm{~dB})$ Bandwidth Input Amplifier with True Differential Input
- User-Selectable Full-Scale Range ( $125 \mathrm{mVp}-\mathrm{p}, 250 \mathrm{mV}$ p-p, or 500 mVp -p)
- Single-Ended or Differential Input Drive
- Flexible, 3.3V, CMOS-Compatible Digital Outputs

| PART | TEMP. RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX1011CEG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 QSOP |

Pin Configuration appears at end of data sheet.

Functional Diagram


## Low-Power, 90Msps, 6-Bit ADC

## ABSOLUTE MAXIMUM RATINGS

| Vcc to GND ..................................................-0.3V to +6.5 V |  |
| :---: | :---: |
| Vcco to OGN | -0.3V to +6.5V |
| GND to OGND ..............................................-0.3V to +0.3V |  |
| Digital and Clock Output Pins to OGND...-0.3V to Vcco (10sec) |  |
| All Other Pins | -0.3V to Vcc |

Continuous Power Dissipation $\left(\mathrm{TA}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right.$ )
$\quad 24$-Pin QSOP (derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .......................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{mW}$
Operating Temperature Range......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature Range.............................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS
( $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CCO}}=3.3 \mathrm{~V} \pm 300 \mathrm{mV}, \mathbf{T}_{\mathbf{A}}=\mathbf{T}_{\text {MIN }}$ to $\mathbf{T}_{\mathrm{MAX}}$, unless otherwise noted. )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 1) |  |  |  |  |  |  |
| Resolution | RES |  | 6 |  |  | Bits |
| Integral Nonlinearity | INL |  | -0.5 | $\pm 0.25$ | 0.5 | LSB |
| Differential Nonlinearity | DNL | No missing codes over temperature | -0.5 | $\pm 0.25$ | 0.5 | LSB |
| Full-Scale Input Range | VFSH | GAIN = V CC (high gain) | 118.75 | 125 | 131.25 | $m \vee p-p$ |
|  | VFSM | GAIN = open (mid gain) | 237.5 | 250 | 262.5 |  |
|  | VFSL | GAIN = GND (low gain) | 475 | 500 | 525 |  |
| INVERTING AND NONINVERTING ANALOG INPUTS |  |  |  |  |  |  |
| Input Open-Circuit Voltage | VAOC |  | 2.25 | 2.35 | 2.45 | V |
| Input Resistance | RIN |  | 13 | 20 | 29 | $\mathrm{k} \Omega$ |
| Input Capacitance | CIn | Guaranteed by design |  | 1.5 | 3 | pF |
| Common-Mode Voltage Range | Vсм | Other analog input driven with external source (Note 2) | 1.75 |  | 2.75 | V |
| OSCILLATOR INPUTS |  |  |  |  |  |  |
| Oscillator Input Resistance | Rosc | Other oscillator input tied to V cc +0.3 V | 4.8 | 8 | 12.1 | $\mathrm{k} \Omega$ |
| DIGITAL OUTPUTS (D0-D5) |  |  |  |  |  |  |
| Digital Outputs Logic-High Voltage | VOH | ISOURCE $=50 \mu \mathrm{~A}$ | $0.7 \mathrm{~V}_{\mathrm{cco}}$ |  |  | V |
| Digital Outputs Logic-Low Voltage | VoL | ISINK $=400 \mu \mathrm{~A}$ |  |  | 0.5 | V |
| POWER SUPPLY |  |  |  |  |  |  |
| Supply Current | IcC |  |  | 37 | 63.5 | mA |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{VCC}=4.75 \mathrm{~V}$ to 5.25 V (Note 3) |  | -65 | -40 | dB |
| Digital Outputs Supply Current | Icco | 20 MHz , full-scale analog inputs, $C_{L}=15 p F($ Note 4$)$ |  | 8.5 | 13.8 | mA |
| Power Dissipation | PD |  |  | 215 |  | mW |

## Low-Power, 90Msps, 6-Bit ADC

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CCO}}=3.3 \mathrm{~V} \pm 300 \mathrm{mV}, \mathbf{T}_{\mathrm{A}}=\mathbf{+ 2 5 ^ { \circ }} \mathbf{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE (Gain = open, external 90 MHz clock (Figure 7), $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{MHz}$ sine, amplitude -1 dB below full scale, unless otherwise noted.) |  |  |  |  |  |
| Maximum Sample Rate | $\mathrm{f}_{\text {max }}$ |  | 90 |  | Msps |
| Analog Input -0.5dB Bandwidth | BW | GAIN = GND, open, VCC | 55 |  | MHz |
| Effective Number of Bits |  | GAIN = open (mid gain) | 5.65 .85 |  | Bits |
|  | ENOBM | GAIN = open (mid gain), fin $=50 \mathrm{MHz}$, -1 dB below full scale | 5.7 |  |  |
|  | ENOBH | GAIN = VCC (high gain) | 5.8 |  |  |
|  | ENOBL | GAIN = GND (low gain) | 5.85 |  |  |
| Signal-to-Noise Plus Distortion Ratio | SINAD | GAIN $=$ open (mid gain) | 35.537 |  | dB |
| Input Offset (Note 5) | OFF | Guaranteed by design | -0.5 | 0.5 | LSB |
| TIMING CHARACTERISTICS (Data outputs: $R_{L}=1 \mathrm{M} \Omega, C_{L}=15 \mathrm{pF}$ ) |  |  |  |  |  |
| Clock to Data Propagation Delay | tpD | (Note 6) | 3.0 |  | ns |
| Data Valid Skew | tSKEW | (Note 6) | 1 |  | ns |
| Input to DCLK Delay | tDCLK | TNK+ to DCLK (Note 6) | 4.5 |  | ns |
| Aperture Delay | $\mathrm{t}_{\text {AD }}$ | Figure 8 | 5.5 |  | ns |
| Pipeline Delay | PD | Figure 8 | 1 |  | clock cycle |

Note 1: Best-fit straight-line linearity method.
Note 2: A typical application will AC couple the analog input to the DC bias level present at the analog inputs (typically 2.35 V ). However, it is also possible to DC couple the analog input (using differential or single-ended drive) within this commonmode input range (Figures 4 and 5).
Note 3: PSRR is defined as the change in the mid-gain, full-scale range as a function of the variation in Vcc supply voltage, expressed in decibels.
Note 4: The current in the $\mathrm{V}_{\mathrm{CCO}}$ supply is a strong function of the capacitive loading on the digital outputs. To minimize supply transients and achieve optimal dynamic performance, reduce the capacitive-loading effects by keeping line lengths on the digital outputs to a minimum.
Note 5: Offset-correction compensation enabled, $0.22 \mu \mathrm{~F}$ at compensation inputs (Figures 2 and 3).
Note 6: tPD and tSKEW are measured from the 1.4 V level of the output clock, to the 1.4 V level of either the rising or falling edge of a data bit. tDCLK is measured from the $50 \%$ level of the clock-overdrive signal on TNK+ to the 1.4 V level of DCLK. The capacitive load on the outputs is 15 pF .

## Low-Power, 90Msps, 6-Bit ADC

$\left(\mathrm{V} C \mathrm{C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CCO}}=3.3 \mathrm{~V} \pm 300 \mathrm{mV}\right.$, fCLK $=90 \mathrm{Msps}$, GAIN = open (midgain) MAX1011 evaluation kit, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



INTEGRAL NONLINEARITY
vs. CODE



DIFFERENTIAL NONLINEARITY
vs. CODE


## Low-Power, 90Msps, 6-Bit ADC

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | GAIN | Gain-Select Input. Sets input full-scale range: $125 / 250 / 500 \mathrm{mVp}-\mathrm{p}$ (Table 1). |
| 2 | OCC+ | Positive Offset-Correction Compensation. Connect a $0.22 \mu$ F capacitor for AC-coupled inputs. Ground <br> pin 2 for DC-coupled inputs. |
| 3 | OCC- | Negative Offset-Correction Compensation. Connect a 0.22 $\mu$ F capacitor for AC-coupled inputs. Ground <br> pin 3 for DC-coupled inputs. |
| 4 | IN+ | Noninverting Analog Input |
| 5 | IN- | Inverting Analog Input |
| 6 | VCC | $+5 \mathrm{~V} \pm 5 \%$ Supply. Bypass with a 0.01 $\mu$ F capacitor to GND (pin 9). |
| 7 | TNK+ | Positive Oscillator/Clock Input |
| 8 | TNK- | Negative Oscillator/Clock Input |
| 9,10, | GND | Analog Ground |
| 12,13 | VCC | $+5 \mathrm{~V} \pm 5 \%$ Supply. Bypass with a 0.01 $\mu$ F capacitor to GND (pin 10). |
| 11 | VCC | $+5 \mathrm{~V} \pm 5 \%$ Supply. Bypass with a 0.01 $\mu$ F capacitor to GND (pin 13). |
| 14 | N.C. | No Connection |
| 15 | OGND | Digital Output Ground |
| 16 | VCCO | Digital Output Supply, +3.3V $\pm 300 \mathrm{mV}$. Bypass with a 47pF capacitor to OGND (pin 16). |
| 17 | DCLK | Digital Clock Output. Frames the output data. |
| 18 | DCL5 | Digital Outputs 0-5. D5 is the most significant bit (MSB). |
| $19-24$ | D0-D5 |  |

## Detailed Description

## Converter Operation

The MAX1011 integrates a 6-bit analog-to-digital converter (ADC), a buffered voltage reference, and oscillator circuitry. The ADC uses a flash conversion technique to convert an analog input signal into a 6-bit parallel digital output code. The MAX1011's unique design includes 63 fully differential comparators and a proprietary encoding scheme that ensures no more than 1LSB dynamic encoding error. The control logic interfaces easily to most digital signal processors (DSPs) and microprocessors ( $\mu \mathrm{Ps}$ ) with +3.3 V CMOS-compatible logic interfaces. Figure 1 shows the MAX1011 in a typical application.

Programmable Input Amplifier
The MAX1011 has a programmable-gain input amplifier with a -0.5 dB bandwidth of 55 MHz and a true differential input. To maximize performance in high-speed systems, the amplifier has less than 3pF of input capacitance. The input amplifier gain is programmed via the GAIN pin to provide three possible input fullscale ranges (FSRs) as shown in Table 1.
Single-ended and differential AC-coupled input circuit examples are shown in Figures 2 and 3. Each of the

Table 1. Input Amplifier Programming

| GAIN | INPUT FULL-SCALE RANGE <br> $(\mathbf{m V p}-\mathbf{p})$ |
| :---: | :---: |
| GND | 500 |
| Open | 250 |
| VCC | 125 |

## Low-Power, 90Msps, 6-Bit ADC

amplifier inputs is internally biased to a 2.35 V reference through a $20 \mathrm{k} \Omega$ resistor, eliminating external DC bias circuits. A series $0.1 \mu \mathrm{~F}$ capacitor is required at the amplifier input for AC-coupled signals.
When operating with AC-coupled inputs, the input amplifier's DC offset voltage is nulled to within $\pm 1 / 2$ LSB by an on-chip, offset-correction amplifier. An external compensation capacitor is required to set the dominant
pole of the offset-correction amplifier's frequency response (Figures 2 and 3). The compensation capacitor will determine the low-frequency corner of the analog input response according to the following formula:

$$
f_{C}=1 /(0.1 \times C)
$$

where $C$ is the value of the compensation capacitor in $\mu \mathrm{F}$, and $\mathrm{f}_{\mathrm{c}}$ is the corner frequency in Hz .


Figure 1. IF Sampling Receiver


Figure 2. Single-Ended AC-Coupled Input


Figure 3. Differential AC-Coupled Input

## Low-Power, 90Msps, 6-Bit ADC

For applications where a DC component of the input signal is present, Figures 4 and 5 show single-ended and differential DC-coupled input circuits. The amplifier's input common-mode voltage range extends from 1.75 V to 2.75 V . To prevent attenuation of the input signal's DC component in this mode, disable the offsetcorrection amplifier by grounding the OCC+ and OCCpins (Figures 4 and 5).

ADC
The ADC block receives the analog signal from the input amplifier. The ADC uses flash conversion with 63 fully differential comparators to digitize the analog input signal into a 6-bit output in offset binary format.
The MAX1011 features a proprietary encoding scheme that ensures no more than 1LSB dynamic encoding error. Dynamic encoding errors resulting from metastable states may occur when the analog input voltage, at the time the sample is taken, falls close to the decision point for any one of the input comparators. The resulting output code for typical converters can be incorrect, including false full- or zero-scale outputs. The MAX1011's unique design reduces the magnitude of this type of error to 1LSB.

## Internal Voltage Reference

An internal buffered-bandgap reference is included on the MAX1011 to drive the ADC's reference ladder. The


Figure 4. Single-Ended DC-Coupled Input
on-chip reference and buffer eliminate any external (high-impedance) connections to the reference ladder, minimizing the potential for noise coupling from external circuitry while ensuring that the voltage reference, input amplifier, and reference ladder track well with variations of temperature and power supplies.

Oscillator Circ uit
The MAX1011 includes a differential oscillator, which is controlled by an external parallel resonant (tank) network as shown in Figure 6. Alternatively, the oscillator may be overdriven with an external clock source as shown in Figure 7.

## Internal Clock Operation (Tank)

If the tank circuit is used, the resonant inductor should have a sufficiently high Q and a self-resonant frequency (SRF) of at least twice the intended oscillator frequency. Coilcraft's 1008 HS -221, with an SRF of 700 MHz and a Q of 45 , works well for this application. Generate different clock frequency ranges by adjusting varactor and tank elements.
An internal clock-driver buffer is included to provide sharp clock edges to the internal flash comparators. The buffer ensures that the comparators are simultaneously clocked, maximizing the ADC's effective number of bits (ENOB) performance.


Figure 5. Differential DC-Coupled Input

## Low-Power, 90Msps, 6-Bit ADC



Figure 6. Tank Resonator Oscillator

## External Clock Operation

To accommodate designs that use an external clock, the MAX1011's internal oscillator can be overdriven by an external clock source (Figure 7). The external clock source should be a sinusoid to minimize clock phase noise and jitter, which can degrade the ADC's ENOB performance. AC couple the clock source (recommended voltage level is approximately $1 \mathrm{Vp}-\mathrm{p}$ ) to the oscillator inputs (Figure 7).

## Output Data Format

The conversion results are output on a 6-bit-wide data bus. Data is latched into the ADC output latch following a pipeline delay of one clock cycle (Figure 8). Output data is clocked out of the ADC's data output pins (D0 through D5) on the rising edge of the clock output (DCLK), with a DCLK-to-data propagation delay (tPD) of 3.0ns. The MAX1011 outputs are +3.3V CMOS-logic compatible.

## Transfer Function

Figure 9 shows the MAX1011's nominal transfer function. Output coding is offset binary with $1 \mathrm{LSB}=\mathrm{FSR} / 63$.

## Applic ations Information

The MAX1011 is designed with separate analog and digital power-supply and ground connections to isolate high-current digital noise spikes from the more sensitive analog circuitry. The high-current digital output ground (OGND) and analog ground (GND) should be at the same DC level, connected at only one location on the board. This will provide best noise immunity and


Figure 7. External Clock Drive Circuit
improved conversion accuracy. Use of separate ground planes is strongly recommended.
The entire board needs good DC bypassing for both analog and digital supplies. Place the power-supply bypass capacitors close to where the power is routed onto the board, i.e., close to the connector. $10 \mu \mathrm{~F}$ electrolytic capacitors with low-ESR ratings are recommended. For best effective bits performance, minimize capacitive loading at the digital outputs. Keep the digital output traces as short as possible.
The MAX1011 requires a $+5 \mathrm{~V} \pm 5 \%$ power supply for the analog supply (Vcc) and a $+3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ power supply connected to Vcco for the logic outputs. Bypass each of the VCc supply pins to its respective GND with high-quality ceramic capacitors located as close to the package as possible (Table 2). Consult the evaluation kit manual for a suggested layout and bypassing scheme.

Table 2. Bypassing Guide

| SUPPLY <br> FUNCTION | Vcc/ <br> Vcco <br> (PIN) | BYPASS <br> TO GND/ <br> OGND <br> (PIN) | CAPACITOR <br> VALUE |
| :--- | :---: | :---: | :---: |
| Analog Inputs | 11 | 10 | $0.01 \mu \mathrm{~F}$ |
| Oscillator/Clock | 6 | 9 | $0.01 \mu \mathrm{~F}$ |
| Converter | 14 | 13 | $0.01 \mu \mathrm{~F}$ |
| Digital Output | 17 | 16 | 47 pF |

## Low-Power, 90Msps, 6-Bit ADC



Figure 8. MAX1011 Timing Diagram


Dynamic Performance
Signal-to-noise and distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to all other ADC output signals. The output spectrum is limited to frequencies above DC and below one-half the ADC sample rate.
The theoretical minimum analog-to-digital noise is caused by quantization error, and results directly from the ADC's resolution: $\mathrm{SNR}=(6.02 \mathrm{~N}+1.76) \mathrm{dB}$, where N is the number of bits of resolution. Therefore, a perfect 6-bit ADC can do no better than 38dB.
The FFT Plot (see Typical Operating Characteristics) shows the result of sampling a pure 20 MHz sinusoid at a 90 MHz clock rate. This FFT plot of the output shows the output level in various spectral bands. The plot has been averaged to reduce the quantization noise floor and reveal the low-amplitude spurs. This emphasizes the excellent spurious-free dynamic range of the MAX1011.
The effective resolution (or effective number of bits) the ADC provides can be measured by transposing the equation that converts resolution to SINAD: $N=(S I N A D$ -1.76)/ 6.02 (see Typical Operating Characteristics).

Figure 9. Ideal Transfer Function

Low-Power, 90Msps, 6-Bit ADC

$\qquad$ Chip Information

TRANSISTOR COUNT: 2823
SUBSTRATE CONNECTED TO GND

## Low-Power, 90Msps, 6-Bit ADC



Low-Power, 90Msps, 6-Bit ADC MAX1011 NOTES

